LDPC Codes with Minimum Distance Proportional to Block Size by Divsalar, Dariush et al.
© LDPC Codes With Minimum Distance Proportional to Block Size
These codes offer both low decoding thresholds and low error floors.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Low-density parity-check (LDPC) codes
characterized by minimum Hamming dis-
tances proportional to block sizes have
been demonstrated. Like the codes men-
tioned in the immediately preceding arti-
cle, the present codes are error-correcting
codes suitable for use in a variety of wire-
less data-communication systems that in-
clude noisy channels.
The previously mentioned codes have
low decoding thresholds and reasonably
low error floors. However, the minimum
Hamming distances of those codes do
not grow linearly with code-block sizes.
Codes that have this minimum-distance
property exhibit very low error floors.
Examples of such codes include regular
LDPC codes with variable degrees of at
least 3. Unfortunately, the decoding
thresholds of regular LDPC codes are
high. Hence, there is a need for LDPC
codes characterized by both low decod-
ing thresholds and, in order to obtain
acceptably low error floors, minimum
Hamming distances that are propor-
tional to code-block sizes.
The present codes were developed to
satisfy this need. The minimum Ham-
ming distances of the present codes have
been shown, through consideration of
ensemble-average weight enumerators,
to be proportional to code block sizes.
As in the cases of irregular ensembles,
the properties of these codes are sensi-
tive to the proportion of degree-2 vari-
able nodes. A code having too few such
nodes tends to have an iterative decod-
ing threshold that is far from the capac-
ity threshold. A code having too many
such nodes tends not to exhibit a mini-
mum distance that is proportional to
block size.
Results of computational simulations
have shown that the decoding thresh-
olds of codes of the present type are
lower than those of regular LDPC codes.
Included in the simulations were a few
examples from a family of codes charac-
terized by rates ranging from low to high
and by thresholds that adhere closely to
their respective channel capacity thresh-
olds; the simulation results from these
examples showed that the codes in ques-
tion have low error floors as well as low
decoding thresholds.
As an example, the illustration shows
the protograph (which represents the
blueprint for overall construction) of
one proposed code family for code
rates greater than or equal to 1⁄2. Any
size LDPC code can be obtained by
copying the protograph structure N
times, then permuting the edges. The
illustration also provides Field Pro-
grammable Gate Array (FPGA) hard-
ware performance simulations for this
code family. In addition, the illustration
provides minimum signal-to-noise ra-
tios (Eb/No) in decibels (decoding
thresholds) to achieve zero error rates
as the code block size goes to infinity
for various code rates. In comparison
with the codes mentioned in the pre-
ceding article, these codes have slightly
higher decoding thresholds.
The present codes offer one main dis-
advantage with respect to the codes de-
scribed previously: These codes do not
Accumulate-Repeat-Jagged-Accumulate (ARJA) LDPC Code Family is illustrated as follows: (a) protograph, (b) performance of FPGA hardware decoder, and
(c) decoding thresholds.
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lend themselves to computationally effi-
cient structures that can be imple-
mented in high-speed encoder hard-
ware. However, high-speed encoder
implementation can be expected to be a
subject of future research.
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Christopher Jones, Samuel Dolinar, and Je-
remy Thorpe of Caltech for NASA’s Jet Propul-
sion Laboratory.
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© Constructing LDPC Codes From Loop-Free Encoding Modules
High-speed iterative decoders can readily be implemented in hardware.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A method of constructing certain low-
density parity-check (LDPC) codes by
use of relatively simple loop-free coding
modules has been developed. The sub-
classes of LDPC codes to which the
method applies includes accumulate-re-
peat-accumulate (ARA) codes, accumu-
late-repeat-check-accumulate codes, and
the codes described in “Accumulate-Re-
peat-Accumulate-Accumulate Codes”
(NPO-41305), NASA Tech Briefs, Vol. 31,
No. 9 (September 2007), page 90. All of
the affected codes can be characterized
as serial/parallel (hybrid) concatena-
tions of such relatively simple modules
as accumulators, repetition codes, differ-
entiators, and punctured single-parity
check codes. These are error-correcting
codes suitable for use in a variety of wire-
less data-communication systems that in-
clude noisy channels. These codes can
also be characterized as hybrid turbolike
codes that have projected graph or pro-
tograph representations (for example
see figure); these characteristics make it
possible to design high-speed iterative
decoders that utilize belief-propagation
algorithms.
The present method comprises two
related submethods for constructing
LDPC codes from simple loop-free mod-
ules with circulant permutations. The
first submethod is an iterative encoding
method based on the erasure-decoding
algorithm. The computations required
by this method are well organized be-
cause they involve a parity-check matrix
having a block-circulant structure.
The second submethod involves the
use of block-circulant generator matri-
ces. The encoders of this method are
very similar to those of recursive convo-
lutional codes. Some encoders accord-
ing to this second submethod have been
implemented in a small field-program-
mable gate array that operates at a speed
of 100 megasymbols per second.
By use of density evolution (a compu-
tational-simulation technique for analyz-
ing performances of LDPC codes), it has
been shown through some examples
that as the block size goes to infinity, low
iterative decoding thresholds close to
channel capacity limits can be achieved
for the codes of the type in question hav-
ing low maximum variable node de-
grees. The decoding thresholds in these
examples are lower than those of the
best-known unstructured irregular
LDPC codes constrained to have the
same maximum node degrees. Further-
more, the present method enables the
construction of codes of any desired rate
with thresholds that stay uniformly close
to their respective channel capacity
thresholds.
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A Simple Rate-1/2 ARA Code is depicted here with its protograph representation as an example of codes to which the present method applies. An encoder
for this code includes a precoder in the form of a punctured accumulator.
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